Author:
Huan Dandan,Li Zusong,Hu Weiwu,Liu Zhiyong
Publisher
Springer Berlin Heidelberg
Reference11 articles.
1. Wulf, W., McKee, S.: Hitting the Memory Wall: Implications of the Obvious. ACM Computer Architecture News 23(1), 20–24 (1995)
2. Lin, W.-f., Reinhardt, S.K., Burger, D.: Reducing DRAM Latencies with an Integrated Memory Hierarchy Design. In: Proceedings of the Seventh International Symposium on High Performance Computer Architecture (HPCA 2001), pp. 301–312 (January 2001)
3. Kanno, Y., et al.: A DRAM System for Consistently Reducing CPU Wait Cycles. In: 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 131–132 (1999)
4. Watanabe, T., et al.: Access Optimizer to Overcome the Future Walls of Embedded DRAMs in the Era of Systems on Silicon. ISSCC Digest of Technical Papers, pp. 370–371 (1999)
5. Miura, S., Ayukawa, K., Watanabe, T.: A Dynamic-SDRAM-mode-control Scheme for Low-power Systems with a 32-bit RISC CPU. In: ISLPED 2001, pp. 358–363 (2001)
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Dynamic Page Policy Using Perceptron Learning;Proceedings of the 2022 International Symposium on Memory Systems;2022-10-03
2. A Deeper Look into RowHammer’s Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses;MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture;2021-10-17
3. FAPS-3D;Proceedings of the International Symposium on Memory Systems;2019-09-30
4. Adaptive and Scalable Predictive Page Policies for High Core-Count Server CPUs;Architecture of Computing Systems - ARCS 2017;2017
5. HAPPY;Proceedings of the Second International Symposium on Memory Systems;2016-10-03