1. Aggarwal, A., Suri, T.: Dynamic Memory Page Policy. US Patent 9,378,127 B2 (2016)
2. Awasthi, M., Nellans, D.W., Balasubramonian, R., Davis, A.: Prediction based dram row-buffer management in the many-core era. In: IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT) (2011)
3. Boughton, K., Gill, R.: Everything you always wanted to know about sdram memory but were afraid to ask (2010). http://www.anandtech.com/show/3851/everything-you-always-wanted-to-know-aboutsdram-memory-but-were-afraid-to-ask
4. Dodd, J.: Adaptive page management. US Patent 7,076,617 (2006)
5. Ghasempour, M., Jaleel, A., Garside, J., Luján, M.: HAPPY: hybrid address-based page policy in DRAMs. In: MEMSYS (2006)