Author:
Huang Xuan-Lun,Kang Ping-Ying,Yu Yuan-Chi,Huang Jiun-Lang
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference21 articles.
1. Ali AMA et al (2010) A 16-bit 250-MS/s IF sampling pipelined ADC with background calibration. IEEE J Solid-State Circuits 45(12):2602–2612
2. Bernal O, Bony F, Laquerre P, Lescure M (2006) Digitally self-calibrated pipelined analog-to-digital converter. In: IEEE instrumentation and measurement technology conference, pp 900–904
3. Chen D, Yu Z, Geiger R (2005) An adaptive, truly background calibration method for high speed pipeline ADC design. In: IEEE international symposium on circuits and systems, vol 6, pp 6190–6193
4. Chiu Y, Gray PR, Nikolić B (2004) A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR. IEEE J Solid-State Circuits 39(12):2139–2151
5. Chiu Y, Tsang CW, Nikolić B, Gray PR (2004) Least mean square adaptive digital background calibration of pipelined analog-to-digital converters. IEEE Trans Circuits Syst - I 51(1):38–46
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献