Author:
Lien Wei-Cheng,Lee Kuen-Jong,Hsieh Tong-Yu,Chakrabarty Krishnendu
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference19 articles.
1. Bui HT, Al-Sheraidah AK, Wang Y (2000) New 4-transistor XOR and XNOR designs. Proc. Asia Pacific Conf. on ASICs, pp.25-28
2. Carletta J, Papachristou C (1994) Structural constraints for circular self-test paths. VLSI Test Symp., pp. 87–92
3. Fagot C, Gascuel O, Girard P, Landrault C (2003) A Ring Architecture Strategy for BIST Test Pattern Generation. J Electron Test Theory Appl 19(3):223–231
4. Hellebrand S, Rajski J, Tarnick S, Venkataraman S, Courtois B (1995) Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE Trans Comput 44(2):223–233
5. Jishun K, Xiong O, Zhiqiang Y (2008) A Novel BIST scheme using test vectors applied by circuit-under-test itself. Proc. Asian Test Symp., pp. 75–80
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献