1. Calin T, Nicolaidis M, Velazco R (1996) Upset Hardened Memory Design for Submicron CMOS Technology. IEEE Trans Nucl Sci 43(6):2874–2878
2. Eftaxiopoulos N, Axelos N, Pekmestzi K (2015) DONUT: A Double Node Upset Tolerant Latch. Proc. IEEE Annual Symposium on VLSI, Montpellier, France, pp 509–514
3. Eftaxiopoulos N, Axelos N, Zervakis G, Tsoumanis K, Pekmestzi K (2015) Delta DICE: A Double Node Upset Resilient Latch. Proc. IEEE International Midwest Symposium on Circuits and Systems, Fort Collins, USA, pp 1–4
4. Fazeli M, Miremadi S, Ejlali A, Patooghy A (2009) Low Energy Single Event Upset/Single Event Transient-Tolerant Latch for Deep Submicron Technologies. IET Comput Digital Tech 3(3):289–303
5. Huang Z (2014) A High Performance SEU Tolerant Latch for Nanoscale CMOS Technology. Proc. IEEE Design Automation Test in Europe, Dresden, Germany, pp 1–5