Author:
Zhang Tengteng,Gao Yukun,Walker D. M. H.
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference19 articles.
1. Bian K, Walker D M H, Khatri S, and Lahiri S (2013) Mixed structural-functional path delay test generation and compaction. Proc. IEEE Int Symp Defect Fault Tolerance VLSI Nanotechnol Syst pp. 7–12.
2. Cadence Design Systems, Voltage Storm Power Verification Datasheet, Retrieved from http://www.cadence.com/rl/Resources/datasheets/voltage_storm_ds.pdf , April 28, 2014.
3. Fan X, Reddy S, and Pomeranz I (2011) Max-fill: A method to generate high quality delay tests. Proc Int Symp Des Diagn Electr Circ Syst pp. 375–380
4. Fang L and Hsiao M S (2008) A fast approximation algorithm for MIN-ONE SAT. Proc Des Autom Test Eur pp. 1087–1090
5. Krstic A, Jiang YM, Cheng KT (2001) Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects. IEEE Trans CAD 20(3):416–425