1. Agosta JM, Gardos T (2004) Bayes network “smart” diagnostics”. Intel Techno J 8(4)
2. Amgalan U, Hachmann C, Hellebrand S, Wunderlich H-J (2008) “Signature rollback - a technique for testing robust circuits”, proceedings IEEE VLSI test symposium (VTS’08). San Diego, California, pp 125–130
3. Aminian F, Aminian M (2001) Fault diagnosis of analog circuits using Bayesian neural networks with wavelet transform as preprocessor”. J Electron Test (JETTA) 17(1):29–36
4. Barber D (2012) Bayesian reasoning and machine learning”. Cambridge University Press, New York
5. Bardell PH, McAnney WH (1982) “Self-Testing of Multichip Logic Modules”, Proceedings IEEE Int. Test Conference (ITC’82), Philadelphia, PA, USA, pp 200–204