Author:
Cazeaux José Manuel,Rossi Daniele,Metra Cecilia
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference26 articles.
1. 2003 International Technology Roadmap for Semiconductors. http://public.itrs.net/.
2. W.C. Carter and P.R. Schneider, “Design of Dynamically Checked Computers,” in Proc. IFIP ‘68, Edinburgh, Scotland, 1968, pp. 878–883.
3. A. Casimiro, M. Simoes, M. Santos, I. Teixeira, and J.P. Teixeira, “Experiments on Bridging Fault Analysis and Layout-Level DFT for CMOS Designs,” in Proc. of IEEE Int. Work. on Defect and Fault Tolerance in VLSI Systems, 1993, pp. 109–116.
4. J.M. Cazeaux, D. Rossi, and C. Metra. “New High Speed CMOS Self-Checking Voter,” in Proc. of IEEE Int. On-Line Testing Symp., 2004, pp. 58–63.
5. A. Dharchoudhury, S. Kang, H. Cha, and J.H. Patel, Fast Timing Simulation of Transient Faults in Digital Circuits, 1994.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献