Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference22 articles.
1. Agarwal VK, Fung ASF (1981) Multiple fault testing of large circuits by single fault test sets. Proc IEEE Trans Comput C-30(11):855–865
2. Agrawal A, Saldanha A, Lavagno L, Sangiovanni-Vincentelli AL (1996) Compact and complete test set generation for multiple stuck-faults. In: Proceedings computer-Aided design(ICCAD), pp 212–219
3. Becker B (1992) Synthesis for Testability: Binary Decision Diagrams. In: Finkel A, Jantzen M (eds) STACS 1992. Lecture notes in computer science, vol 577. Springer, Berlin
4. Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification, http://www.eecs.berkeley.edu/alanmi/abc/
5. Dreschler N, Hilgemier M, Fey G, Dreschler R (2004) Disjoint sum of product minimization by evolutionary algorithms, chapter applications of evolutionary computing. Lect Notes Comput Sci 3005:198–207
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献