Author:
Hazra Aritra,Ghosh Priyankar,Dasgupta Pallab,Chakrabarti Partha Pratim
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference29 articles.
1. Accellera. SystemVerilog LRM 3.1a. (2004) http://www.systemverilog.org
2. Adir A, Azatchi H, Bin E, Peled O, Shoikhet K (2005) A generic micro-architectural test plan approach for microprocessor verification. In: The proceedings of 42nd annual Design Automation Conference (DAC), pp 769–774
3. ARM. AMBA Specification Rev. 2.0. (1999) http://www.arm.com
4. Basu P, Das S, Banerjee A, Dasgupta P, Chakrabarti PP, Mohan CR, Fix L, Armoni R (2006) Design intent coverage—a new paradigm for formal property verification. IEEE Trans Comput-Aided Des Integr Circuits Syst 25(10):1922–1934
5. Biere A, Cimatti A, Clarke E, Strichman O, Zhu Y (2003) Bounded model checking. Adv Comput 58:118–149
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献