Author:
Huang Jiun-Lang,Huang Jui-Jer,Liu Yuan-Shuang
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference14 articles.
1. A.H. Chan and G.W. Roberts, “A Synthesizable, Fast and High-Resolution Timing Measurement Device using a Component-Invariant Vernier Delay Line,” Proc. International Test Conference, 2001, pp. 858–867.
2. S. Cherubal and A. Chatterjee, “A High-Resolution Jitter Measurement Technique Using ADC Sampling,” Proc. International Test Conference, 2001, pp. 838–847.
3. P. Dudek, S. Szczepanski, and J.V. Hatfield, “A High-Resolution CMOS Time-to-Digital Converter Utilizing a Vernier Delay Line,” IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 240–247, February 2000.
4. J.J. Huang and J.L. Huang, “A Low-Cost Jitter Measurement Technique for BIST Applications,” Proc. Asian Test Symposium, 2003, pp. 336–339.
5. L. Kleeman, “The Jitter Model for Metastability and its Application to Redundant Synchronizers,” IEEE Trans. Comput, vol. 39, no. 7, pp. 930–942, July 1990.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献