Author:
Lee Hsun-Cheng,Abraham Jacob A.
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference21 articles.
1. Abo AM, Gray PR (1999) A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter. In: IEEE J Solid-State Circ, vol 34, no 5, pp 599–606
2. Boulemnakher M, Andre E, Roux J, Paillardet F (2008) A 1.2 V 4.5 mW 10b 100MS/s pipeline ADC in a 65nm CMOS. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers. (ISSCC 08). IEEE, pp 250–611
3. Chai Y, Wu JT (2012) A 5.37 mW 10b 200MS/s dual-path pipelined ADC. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers. (ISSCC 12), pp 462–464
4. Chiu Y, Tsang CW, Nikolic B, Gray PR (2004) Least mean square adaptive digital background calibration of pipelined analog-to-digital converters. In: IEEE Trans Circ Syst I: Regular Papers, vol 51, no 1, pp 38–46
5. Chu J, Brooks L, Lee HS (2010) A zero-crossing based 12b 100MS/s pipelined ADC with decision boundary gap estimation calibration. In: IEEE International VLSI Circuits (VLSIC 10)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献