Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference12 articles.
1. A.H. Chan and G.W. Roberts, “A Synthesizable, Fast and High-Resolution Timing Measurement Device Using a Component-Invariant Vernier Delay Line,” in International Test Conference, pp. 858–867, 2001.
2. P. Dudek, S. Szczepanski, and J.V. Hatfield, “A High-Resolution CMOS Time-to-Digital Converter Utilizing a Vernier Delay Line,” IEEE Transactions on Solid-State Circuits, vol. 35, no. 2, pp. 240–247, February 2000.
3. J.J. Huang and J.L. Huang, “A Low-Cost Jitter Measurement Technique for BIST Applications,” in Asian Test Symposium, pp. 336–339, 2003.
4. C.-K. Ong, D. Hong, K.-T. Cheng, and L.-C. Wang, “A Scalable On-Chip Jitter Extraction Technique,” in VLSI Test Symposium, pp. 267–272, 2004.
5. O. Petre and H.G. Kerkhoff, “On-Chip Tap-Delay Measurements for a Digital Delay-Line Used in High-Speed Inter-Chip Data Communications,” in Asian Test Symposium, pp. 122–127, 2002.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献