Funder
Canadian Network for Research and Innovation in Machining Technology, Natural Sciences and Engineering Research Council of Canada
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference19 articles.
1. Auth C, Allen C et al. (2012) A 22 nm high performance and low power CMOS technology featuring fully-depleted tri-gate transistor, self-aligned contacts and high density MIM capacitors. In: Proc. IEEE Symp. on VLSI technology (VLSIT), pp 131– 132
2. Balestra F, Cristoloveanu S et al. (1987) Double-gate silicon-on-insulator transistor with volume inversion: a new device with greatly enhanced performance. J IEEE Electron Dev Lett 8(9):410–412
3. Bohr M (2011) The evolution of scaling from the homogeneous era to the heterogeneous era. In: Proc. IEEE Electron device meeting (IEDM), pp 1.1.1–1.1.6
4. Chehade S, Chehab A, Kayassi A (2009) Modeling of gate oxide short defects in MOSFETs. In: Proc. IEEE International design and test workshop (IDT), pp 1–4
5. Dibaj R, Al-Khalili D, Shams M (2017) Comprehensive investigation of gate oxide short in FinFETs. In: Proc. IEEE VLSI Test Symp. (VTS), pp 1–6
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献