1. J. Abraham and R. Tupuri, “A Comprehensive Fault Model for Deep Submicron Digital Circuits,” International Workshop on Electronic Design, Test, and Applications, 2002, pp. 360–364.
2. Bapiraju Vinnakota, Wanli Jiang, and D. Sun, “Process-Tolerant Test with Energy Consumption Ratio,” International Test Conference, 1998,Vol. pp. 1027–1036.
3. D. Binkley, R. Makki, T. Weldon, and A. Chehab, “Method and Apparatus for Testing Electronic Circuits,” US Utility Patent Application, serial number 10/237, 670.
4. A. Chehab, R. Makki, M. Spica, and D. Wu, “Analysis of iDDT for Defect Detection and Classification in Very Deep Sub-micron CMOS Circuits,” Sixth World Multi-conference on Systemics, Cybernetics, and Informatics, 2002.
5. K.T. Cheng, “Transition Fault Testing for Sequential Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993.