Author:
Nguyen Huy-Nam,Ngo Vu-Duc,Choi Hae-Wook
Publisher
Springer Berlin Heidelberg
Reference12 articles.
1. Guerrier, P., Grenier, A.: A generic architecture for on-chip packet-switched interconnection. In: Design automation and test in Europe conference, pp. 250–256 (August 2000)
2. Horowitz, M.A., et al.: The future of wires. Proceeding of IEEE 89(4), 490–504 (2001)
3. Benini, L., De Micheli, G.: Networks On Chips: A new SoC paradigm. IEEE computer (January 2002)
4. Petrini, F., Vanneschi, M.: Network performance under Physical Constrain. In: Proceedings of International Conference on Parallel Processing, pp. 34–43 (August 1997)
5. Leiserson, C.E.: Fat Trees: Universal networks for hardware efficient supercomputing. IEEE Transactions on Computer 34, 890–900 (1985)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献