1. E.:Cramming more components onto integrated circuits. Electronics 86(1), 1117–119 (1965). Reprinted in Proceedings of the IEEE, 82, 85 (1998)
2. Borkar, S.: Electronics beyond nano-scale CMOS. In Proceedings of the 43rd Annual Conference on Design Automation. San Francisco, CA, USA (2006)
3. Davis, J. A. et al.: Interconnect limits on gigascale integration (GSI) in the 21st century. Proc. IEEE 89(3), 305 (2001)
4. Landman, B. S.; and Russo, R. L.: On a pin versus block relationship for partitions of logic graphs. IEEE Trans. Comput. C-201, 469 (1971)
5. Stroobandt, D.: A priori system-level interconnect prediction: Rent’s rule and wire length distribution models. In Proceedings of System Level Interconnect Prediction (SLIP), 3 (2001)