Author:
Tehranipoor Mohammad,Peng Ke,Chakrabarty Krishnendu
Reference44 articles.
1. A. Krstic and Kwang-Ting Cheng, “Delay Fault Test for VLSI Circuits”, Boston: Kluwer Academic Publishers, 1998
2. A. Krstic and Yi-Min Jiang and Kwang-Ting Cheng, “Delay testing considering power supply noise effects”, in IEEE International Test Conference (ITC’99), pp. 181–190, 1999
3. Cy Hay, “Testing Low Power Designs with Power-Aware Test, Manage Manufacturing Test Power Issues with DFTMAX and TetraMAX”, Synopsys White Paper, 2010
4. D. B. Armstrong, “A Deductive Method for Simulating Faults in Logic Circuits”, in IEEE Trans. on Computers, vol. C-21, no. 5, pp. 464–471, 1972
5. Dariusz Czysz, Grzegorz Mrugalski, Janusz Rajski, and Jerzy Tyszer, “Low Power Embedded Deterministic Test”, in 25th IEEE VLSI Test Symmposium (VTS’07), 2007