1. M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design. New York: Wiley-IEEE Press, revised edition, 1994.
2. N. Ahmed, M. Tehranipoor, and Y. Jayaram, “Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design,” in Proc. of the Design Automation Conf ., Jun. 2007a, pp. 553–538.
3. N. Ahmed, M. Tehranipoor, and V. Jayaram, “Supply Voltage Noise Aware ATPG for Transition Delay Faults,” in Proc. of the VLSI Test Symp., May 2007b, pp. 179–186.
4. P. H. Bardell, W. H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudo-Random Techniques. London: John Wiley & Sons, 1987.
5. M. Bushnell and V. Agrawal, Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits. Boston: Springer, first edition, 2000.