Author:
Jantsch Axel,Chen Xiaowen,Naeem Abdul,Zhang Yuang,Penolazzi Sando,Lu Zhonghai
Reference34 articles.
1. The Aeroflex Gaisler webpage. http://www.gaisler.com/ .
2. Z-RAM technology backgrounder. http://www.innovativesilicon.com/en/pdf/z-ram.pdf .
3. Sarita V. Adve and Kourosh Gharachorloo. Shared memory consistency models: A tutorial. IEEE Computer, 29:66–76, 1996.
4. Bradford M. Beckmann and David A. Wood. Managing wire delay in large chip-multiprocessor caches. In MICRO 37: Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, pages 319–330, Washington, DC, USA, 2004. IEEE Computer Society.
5. Xiaowen Chen, Shuming Chen, Zhonghai Lu, and Axel Jantsch. Area and performance optimization of barrier synchronization on multi-core network-on-chips. In 3rd IEEE International Conference on Computer and Electrical Engineering (ICCEE), Chengdu, China, November 2010.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Towards a Design Space Exploration Tool for MPSoC Platforms Designs: A Case Study;2014 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing;2014-02
2. Cluster based MPSoC architecture: an on-chip message passing implementation;Design Automation for Embedded Systems;2013-09