1. V. P. Atluri, R. V. Mahajan, P. R. Patel, D. Mallik, J. Tang, V. S. Wakharkar, G. M. Chrysler, C.-P. Chiu, G. N. Choksi and R. S. Viswanath (2003) “Critical aspects of high-performance microprocessor packaging,” MRS Bulletin, vol. 28(1), pp. 21–34.
2. S. Wolf (1990) Silicon processing for the VLSI era, Vol. 2 – process integration, Lattice Press, Sunset Beach.
3. M. Ohring and J. R. Lloyd (2009) Reliability and failure of electronic materials and devices, 2nd ed., Academic Press, San Diego.
4. P. A. Flinn, A. S. Mack, P. R. Besser and T. N. Marieb (1993) “Stress-induced void formation in metal lines,” MRS Bulletin, vol. 18(12), pp. 26–35.
5. H. Okabayashi (1993) “Stress-induced void formation in metallization for integrated circuits,” Materials Science and Engineering R, vol. R11, pp. 191–241.