1. C. Albrecht, A.B. Kahng, B. Liu, I.I. Mandoiu, A.Z. Zelikovsky, On the skew-bounded minimum-buffer routing tree problem. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 22(7), 937–945 (2003)
2. V. Arunachalam, W. Burleson, Low-power clock distribution in a multilayer core 3D microprocessor, in Proceedings of the 18th ACM Great Lakes Symposium on VLSI, Orlando, 2008, pp. 429–434
3. T. Bandyopadhyay, R. Chatterjee, D. Chung, M. Swaminathan, R. Tummala, Electrical modeling of through silicon and package vias, in IEEE International Conference on 3D System Integration, 2009. 3DIC 2009, San Francisco, pp. 1–8
4. K.D. Boese, A.B. Kahng, Zero-skew clock routing trees with minimum wirelength, in Proceedings of Fifth Annual IEEE International ASIC Conference and Exhibit, 1992, Rochester, 1992, pp. 17–21
5. W.C. Elmore, The transient analysis of damped linear networks with particular regard to wideband amplifiers. J. Appl. Phys. 19(1), 55–63 (1948)