1. J. A. Burns, B. F. Aull, C. K. Chen, C. L. Keast, J. M. Knecht, V. Suntharalingam, K. Warner, P. W. Wyatt, and D. Yost. A wafer-scale 3-D circuit integration technology. IEEE Transactions on Electron Devices, 53(10):2507–2516, October 2006.
2. S. Lee, T.F. Lemczyk, and M. M. Yovanovich. Analysis of thermal vias in high density interconnect technology. In Proceedings of the IEEE Annual Semiconductor Thermal Measurement and Management Symposium (Semi-Therm), pp. 55–61, 1992.
3. R.S. Li. Optimization of thermal via design parameters based on an analytical thermal resistance model. In Proceedings of Thermal and Thermomechanical Phenomena in Electronic Systems, pp. 475–480, 1998.
4. D. Pinjala, M.K. Iyer, Chow Seng Guan, and I.J. Rasiah. Thermal characterization of vias using compact models. In Proceedings of the Electronics Packaging Technology Conference, pp. 144–147, 2000.
5. T-Y Chiang, K. Banerjee, and K. C. Saraswat. Effect of via separation and low-k dielectric materials on the thermal characteristics of cu interconnects. In IEEE International Electronic Devices Meeting, pp. 261–264, 2000.