Three-Dimensional Microprocessor Design
Reference15 articles.
1. B. Black, M. Annavaram, E. Brekelbaum, J. DeVale, L. Jiang, G. Loh, D. McCauley, P. Morrow, D. Nelson, D. Pantuso, P. Reed, J. Rupley, S. Shankar, J. P. Shen, and C. Webb. Die-stacking (3D) microarchitecture, International Symposium on Microarchitecture, pp. 469–479, 2006. 2. S. Mysore, B. Agarwal, N. Srivastava, S.-C. Lin, K. Banerjee, T. Sherwood. Introspective 3D chips, Conference on Architectural Support for Programming Languages and Operating Systems, pp. 264–273, 2006. 3. C. McNairy, R. Bhatia. Montecito: a dual-core, dual-thread Itanium processor, IEEE Micro, 25(2):10–20, 2005. 4. T. Austin. DIVA: A dynamic approach to microprocessor verification, Journal of Instruction Level Parallelism, 2:1–26, 2000. 5. N. Madan, R. Balasubramonian. Leveraging 3D technology for improved reliability, International Symposium on Microarchitecture, pp. 223–235, 2007.
|
|