Author:
Jayakumar Nikhil,Paul Suganth,Garg Rajesh,Gulati Kanupriya,Khatri Sunil P.
Reference14 articles.
1. Abdollahi, A., Fallah, F., Massoud, P.: Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits. In: Proc. 2002 International Symposium on Low Power Electronics and Design, pp. 213–218. Monterey, CA (2002)
2. Abdollahi, A., Fallah, F., Pedram, M.: Leakage Current Reduction in CMOS VLSI Circuits by Input Vector Control. IEEE Transactions on VLSI Systems 12(2), 140–154 (2004)
3. Aloul, F., Hassoun, S., Sakallah, K., Blauuw, D.: Robust SAT-Based Search Algorithm for Leakage Power Reduction. In: Proc. Power and Timing Models and Simulation. Seville, Spain (2002)
4. Bahar, R.I., Frohm, E.A., Gaona, C.M., Hachtel, G.D., Macii, E., Pardo, A., Somenzi, F.: Algebraic Decision Diagrams and Their Applications. Formal Methods in Systems Design 10(2/3), 171–206 (1997)
5. Cao, Y., Sato, T., Sylvester, D., Orshansky, M., Hu, C.: New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design. In: Proc. IEEE Custom Integrated Circuit Conference, pp. 201–204. Orlando, FL (2000).
http://www-device.eecs.berkeley.edu/~ptm