1. M. Popovich, A.V. Mezhiba, and E.G. Friedman, “Power Distribution Networks with On-Chip Decoupling Capacitors,” Springer (2008).
2. S.H. Hall, and H.L. Heck, “Advanced Signal Integrity for High-Speed Digital Designs,” WILEY (2009).
3. E.G. Friedman, “Clock Distribution Design in VLSI Circuits—An Overview,” ISCAS 1993, Chicago, Illinois, USA, Vol. 3, pp. 1475–1478 (1993).
4. J.P. Eckhardt, and K.A. Jenkins, “PLL Phase Error and Power Supply Noise [microprocessors],” Electrical Performance of Electronic Packaging, 1998, West Point, NY, USA, pp. 73–76 (1998).
5. M. Saint-Laurent, and M. Swaminathan, “Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors,” Electrical Performance of Electronic Packaging, 2002, Monterey, CA, USA, pp. 261–264 (2002).