Author:
Jaseemuddin Muhammad,Vranesic Zvonko G.
Publisher
Springer Berlin Heidelberg
Reference8 articles.
1. L.A. Barroso, and M. Dubois, The Performance of Cache-Coherent Ring-based Multiprocessors, Proc. ISCA, pp. 268–277, May 1993.
2. H. Burkhardt III et al, Overview of the KSR1 Computer System, Technical Report KSR-TR 9202001, Kendall Square research, February 1992.
3. I. Cidon, and Yoram Ofek, MetaRing — A Full-Duplex Ring with Fairness and Spatial Reuse, IEEE Trans. Communications, Vol. 41, No. 1, pp. 110–120, January 1993.
4. A. Gupta, and W.-D. Weber, Cache Invalidation Patterns in Shared-Memory Multiprocessors, IEEE Trans. Computer, Vol. 41, No. 7, pp. 794–810, July 1992.
5. M. Holliday, and M. Stumm, Performance Evaluation of Hierarchical Ring-Based Shared Memory Multiprocessors, IEEE Trans. Computer, Vol. 42, No. 1, pp. 52–67, January 1994.