Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Theoretical Computer Science,Software
Reference33 articles.
1. L. Nowak and P. Marwedel. Verification of hardware descriptions by retargetable code generation.Proceedings of the 26th Design Automation Conference, ACM/IEEE, 1989, pp. 441?447.
2. G.M. Brown and M.E. Leeser. From programs to transistors: Verifying hardware synthesis tools. pp. 129?151. InHardware Specification, Verification and Synthesis: Mathematical Aspects, Lecture Notes in Computer Science, 408: 129?151, 1989.
3. M. Genoe, L. Claesen, E. Verlind, F. Proesmans, and H. De Man. Illustration of the SFG-tracing multi-level behavioral verification methodology, by the correctness proof of a high to low level synthesis application in CATHEDRAL-II. InProceedings of the International Conference on Computer Design, IEEE, 1991, pp. 338?341.
4. G.J. Milne. The Correctness of a Simple Silicon Compiler. In6th IFIP International Symposium on Computer Hardware Description Languages and their Application 1983, pp. 1?12.
5. P.A. Subrahmanyam. The algebraic basis of an expert system for VLSI design. InFormal Aspects of VLSI Design, G. J. Milne and P.A. Subrahmanyam (eds.) North-Holland, New York, 1986.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Related Work;High-Level Verification;2011
2. High-Level Verification;2011
3. High-Level Verification;IPSJ Transactions on System LSI Design Methodology;2009
4. High Level Synthesis;Wiley Encyclopedia of Electrical and Electronics Engineering;1999-12-27
5. Formal Synthesis at the Algorithmic Level;Lecture Notes in Computer Science;1999