Abstract
AbstractWe present an innovative approach to the reactive synthesis of parity automaton specifications, which plays a pivotal role in the synthesis of linear temporal logic. We find that our method efficiently solves the SYNTCOMP synthesis competition benchmarks for parity automata from LTL specifications, solving all 288 models in under a minute. We therefore direct our attention to optimizing the circuit size and propose several methods to reduce the size of the constructed circuits: (1) leveraging different parity game solvers, (2) applying bisimulation minimisation to the winning strategy, (3) using alternative encodings from the strategy to an and-inverter graph, (4) integrating post-processing with the ABC tool. We implement these methods in the Knor tool, which has secured us multiple victories in the PGAME track of the SYNTCOMP competition.
Publisher
Springer Nature Switzerland
Reference35 articles.
1. Babiak, T., Blahoudek, F., Duret-Lutz, A., Klein, J., Kretínský, J., Müller, D., Parker, D., Strejcek, J.: The Hanoi Omega-Automata Format. In: CAV (1). Lecture Notes in Computer Science, vol. 9206, pp. 479–486. Springer (2015)
2. Benerecetti, M., Dell’Erba, D., Mogavero, F.: Solving Parity Games via Priority Promotion. In: CAV 2016. LNCS, vol. 9780, pp. 270–290. Springer (2016)
3. Biere, A., Heljanko, K., Wieringa, S.: AIGER 1.9 and beyond. Tech. Rep. 11/2, Formal Models and Verification, Johannes Kepler University (2011), https://fmv.jku.at/papers/BiereHeljankoWieringa-FMV-TR-11-2.pdf
4. Brayton, R., Mishchenko, A.: Scalable logic synthesis using a simple circuit structure. In: Proc. of Internal Workshop on Logic Synthesis. vol. 6, pp. 15–22 (2006)
5. Brayton, R.K., Mishchenko, A.: ABC: an academic industrial-strength verification tool. In: CAV. Lecture Notes in Computer Science, vol. 6174, pp. 24–40. Springer (2010)