Author:
Hung Chung-Chih,Wang Shih-Hsing
Publisher
Springer International Publishing
Reference20 articles.
1. Best, R. E. (1993). Phase-locked loops: Theory, design, and applications. McGraw-Hill Companies.
2. Wilson, W. B., et al. (2000). A CMOS self-calibrating frequency synthesizer. IEEE Journal of Solid-State Circuits, 35(10), 1437–1444.
3. Juarez-Hernandez, E., & Diaz-Sanchez, A. (2001). A novel CMOS charge-pump circuit with positive feedback for PLL applications. In ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No. 01EX483) vol. 1. pp. 349–352.
4. Rhee, W. (1999, May). Design of high-performance CMOS charge pumps in phase-locked loops. In 1999 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2, pp. 545–548.
5. Gierkink, S. L. J. (2008). Low-spur, low-phase-noise clock multiplier based on a combination of PLL and recirculating DLL with dual-pulse ring oscillator and self-correcting charge pump. IEEE Journal of Solid-State Circuits, 43(12), 2967–2976.