Author:
Asha Pon S.,Priya S.,Jeyalakshmi V.
Publisher
Springer Nature Switzerland
Reference14 articles.
1. Pon, S.A., Jeyalakshmi, V.: Analysis of switching activity in various implementation of combinational circuit. In: 2020 6th International Conference on Advanced Computing and Communication Systems (ICACCS), pp. 115–121 (2020)
2. Pon, S.A., Jeyalakshmi, V.: Review of power minimization techniques in transition fault testing. IOSR J. Eng. 10(2) (2020)
3. Manikya, D.M., Jagruthi, M., Anjum, R., Kumar, A.K.: Design of test compression for multiple scan chains circuits. In: 2021 International Conference on System, Computation, Automation and Networking (ICSCAN), pp. 1–5 (2021)
4. Maity, H., Khatua, K., Chattopadhyay, S., Sengupta, I., Patankar, G., Bhattacharya, P.: A new test vector reordering technique for low power combinational circuit testing. In: 2020 International Symposium on Devices, Circuits and Systems (ISDCS), pp. 1–6 (2020)
5. El-Maleh, A.H., Osais, Y.E.: On test vector reordering for combinational circuits. In: Proceedings. The 16th International Conference on Microelectronics, ICM 2004, pp. 772–775 (2004)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献