Author:
Tehranipoor Mark,Pundir Nitin,Vashistha Nidish,Farahmandi Farimah
Publisher
Springer International Publishing
Reference71 articles.
1. Alasad Q, Yuan J, Fan D (2017) Leveraging all-spin logic to improve hardware security. In: Proceedings of the on Great Lakes symposium on VLSI 2017, pp 491–494
2. Alkabani Y, Koushanfar F (2007) Active hardware metering for intellectual property protection and security. In: USENIX security symposium, pp 291–306
3. Anagnostopoulos NA, Katzenbeisser S, Chandy J, Tehranipoor F (2018) An overview of DRAM-based security primitives. Cryptography 2(2):7
4. Bi Y, Gaillardon PE, Hu XS, Niemier M, Yuan JS, Jin Y (2014) Leveraging emerging technology for hardware security-case study on silicon nanowire FETs and graphene SymFETs. In: 2014 IEEE 23rd Asian test symposium. IEEE, pp 342–347
5. Bi Y, Hu XS, Jin Y, Niemier M, Shamsi K, Yin X (2016) Enhancing hardware security with emerging transistor technologies. In: Proceedings of the 26th edition on Great Lakes symposium on VLSI, pp 305–310