1. K. Saraswat, Integrated circuit isolation technologies, EE311 Lecture Notes, Stanford University,
https://web.stanford.edu/class/ee311/NOTES/Isolation.pdf
. Accessed 4 Mar 2020
2. B. Desiatov, I. Goykhman, U. Levy, Demonstration of submicron square-like silicon waveguide using optimized LOCOS process. Opt. Express 18(18), 18592–18597 (2010).,
https://www.researchgate.net/figure/a-Simulated-profile-of-round-like-LOCOS-waveguide-b-SEM-micrograph-of-round-like_fig3_47404033
3. P. Smyes, Chapter 2 Local Oxidation of Silicon for Isolation, Ph.D. Thesis, Stanford University (1996),https://web.stanford.edu/class/ee311/NOTES/isolationSmeys.pdf
4. V. Senez, A. Armiglaito, I. De Wolf, G. Carnevale, R. Balboni, S. Frabboni, A. Benedetti, Strain determination in silicon microstructures by combined convergent beam electron diffraction, process simulation, and micro-Raman spectroscopy. J. Appl. Phys. 94(9), 5574–5583 (2003).,
https://www.researchgate.net/publication/234893353_Strain_determination_in_silicon_microstructures_by_combined_convergent_beam_electron_diffraction_process_simulation_and_micro-Raman_spectroscopy/figures?lo=1
5. J. Pan, D. Ouma, P. Li, D. Boning, F. Redeker, J. Chung, J. Whitby, Planarization and integration of shallow trench isolation, VMIC (1998), pp. 1–6,
https://pdfs.semanticscholar.org/ed33/a6084fd959bcd1b4a82ffaffa6beb1563e3b.pdf