Publisher
Springer International Publishing
Reference17 articles.
1. Seger, C.J.H., Bryant, R.E.: Formal verification by symbolic evaluation of partially-ordered trajectories. Formal Meth. Syst. Des. 6(2), 147–189 (1995)
2. Gordon, M.: Directions in formal and semi-formal verification (2011).
http://www.cl.cam.ac.uk/~mjcg/Research00/
3. Yang, J., Seger, C.J.H.: Introduction to generalized symbolic trajectory evaluation. IEEE Trans. VLSI Syst. 11(3), 345–353 (2003)
4. Yang, J., Goel, A.: GSTE through a case study. In: Pileggi, L.T., Kuehlmann, A. (eds.) ICCAD, pp. 534–541. ACM (2002)
5. Seger, C.J.H., et al.: An industrially effective environment for formal hardware verification. IEEE Trans. Comput. -Aided Des. Integrated Circ. Syst. 24(9), 1381–1405 (2005)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Parameterized Design and Formal Verification of Multi-ported Memory;2022 26th International Conference on Engineering of Complex Computer Systems (ICECCS);2022-03