1. D. L. Beatty, R. E. Bryant, and C.-J. H. Seger, ?Synchronous Circuit Verification by Symbolic Simulation: An Illustration,?Sixth MIT Conference on Advanced Research in VLSI, pp. 98?112, 1990.
2. D. L. Beatty, ?A Methodology for Formal Hardware Verification, with Application to Microprocessors,? Technical Report CMU-CS-;93-190, Carnegie Mellon University, 1993.
3. D. L. Beatty and R. E. Bryant, ?Formally Verifying a Microprocessor using a Simulation Methodology,?31st Design Automation Conference, pp. 596?602, June, 1994.
4. S. Bose and A. L. Fisher, ?Verifying Pipelined Hardware Using Symbolic Logic Simulation,?International Conference on Computer Design, pp. 217?221, 1989.
5. S. Bose and A. L. Fisher, ?Automatic Verification of Synchronous Circuits using Symbolic Logic Simulation and Temporal Logic,?IMEC-IFIP International Workshop on Applied Formal Methods for Correct VLSI Design, pp. 759?764, 1989.