Author:
Kubica Marcin,Opara Adam,Kania Dariusz
Publisher
Springer International Publishing
Reference19 articles.
1. Chen W, Zhang X, Yoshimura T, Nakamura Y (2011) A low power technology mapping method for adaptive logic module. In: International conference on field-programmable technology
2. Cong J, Hwang Y (2001) Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping. IEEE Trans Comput Aided Des Integr Circuits Syst 20(9):1077–1090
3. Liang Y, Kuo T, Wang S. Mak W (2012) ALMmap: technology mapping for FPGAs with adaptive logic modules. IEEE Trans Comput-Aided Des Integr Circuit Syst 31(7):1134–1139
4. Lee KK, Wong DF (1999) An exact tree-based structural technology mapping algorithm for configurable logic blocks in FPGAs. In: IEEE international conference on computer design: VLSI in computers and processors, pp 1–6
5. Wu S, Hsu P, Mak W (2014) A novel wirelength-driven packing algorithm for FPGAs with adaptive logic modules. 19th Asia and South Pacific design automation conference (ASP-DAC) 2014, pp 501–506