Publisher
Springer International Publishing
Reference30 articles.
1. Communications in Computer and Information Science;IH Abbasi,2017
2. Ul Ain, Q.: Formal Timing Analysis of Digital Circuits (2018).
http://save.seecs.nust.edu.pk/projects/ftadc/
3. Alur, R., Courcoubetis, C., Dill, D.: Model-checking for real-time systems. In: Logic in Computer Science, pp. 414–425. IEEE (1990)
4. Andraus, Z.S., Sakallah, K.A.: Automatic abstraction and verification of verilog models. In: Proceedings of 41st Design Automation Conference, pp. 218–223 (2004)
5. Bara, A., Bazargan-Sabet, P., Chevallier, R., Ledu, D., Encrenaz, E., Renault, P.: Formal verification of timed VHDL programs. In: Forum on Specification Design Languages, pp. 80–85. IET (2010)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献