Author:
Jain Vikram,Verhelst Marian
Publisher
Springer Nature Switzerland
Reference33 articles.
1. AMBA AXI and ACE Protocol Specification Version E. https://developer.arm.com/documentation/ihi0022/e/AMBA-AXI3-and-AXI4-Protocol-Specification.
2. Ankit, A., Hajj, I. E., Chalamalasetti, S. R., Ndu, G., Foltin, M., Williams, R. S., Faraboschi, P., Hwu, W.-m. W., Strachan, J. P., Roy, K., et al. (2019). PUMA: A programmable ultra-efficient memristor-based accelerator for machine learning inference. In ASPLOS.
3. Balfour, J., & Dally, W. J. (2006). Design tradeoffs for tiled CMP on-chip networks. In International Conference on Supercomputing.
4. Bruschi, N., Haugou, G., Tagliavini, G., Conti, F., Benini, L., & Rossi, D. (2021). GVSoC: A highly configurable, fast and accurate full-platform simulator for RISC-V based IoT processors. In International Conference on Computer Design.
5. Bruschi, N., Tagliavini, G., Conti, F., Abadal, S., Cabellos-Aparicio, A., Alarcón, E., Karunaratne, G., Boybat, I., Benini, L., & Rossi, D. (2022). Scale up your in-memory accelerator: Leveraging wireless-on-chip communication for AIMC-based CNN inference. In Artificial Intelligence Circuits and Systems.