1. Huang R, Wang R, Zhuge J, Liu C, Yu T, Zhang L, Huang X, Ai Y, Zou J, Liu Y, Fan J, Liao H, Wang Y (2011) Characterization and analysis of gate-all-around Si nanowire transistors for extreme scaling. In: IEEE Custom Integrated Circuits Conference (CICC), pp 1–8
2. Yu T, Huang R, Wang Y, Zhuge J, Wang R, Liu J, Zhang X, Wang Y (2007) New self-aligned silicon nanowire transistors on bulk substrate fabricated by epi-free compatible CMOS technology: process integration, experimental characterization of carrier transport and low frequency noise. In: IEEE International Electron Devices Meeting. Technical Digest, pp 895–898
3. Fan J, Huang R, Wang R, Xu Q, Ai Y, Xu X, Li M, Wang Y (2013) Two-dimensional self-limiting wet oxidation of silicon nanowires: experiments and modeling. IEEE Trans Electron Devices 60(9):2747–2753
4. Lundstrom MS, Guo J (2006) Nanoscale transistors: device physics, modeling and simulation. Springer, New York
5. Chen M-J, Huang H-T, Huang K-C, Chen P-N, Chang C-S, Diaz CH (2002) Temperature dependent channel backscattering coefficients in nanoscale MOSFETs. In: Digest. International Electron Devices Meeting. Technical Digest, pp 39–42