1. Samsung, E. C. L. (2000), 0.35 µm3.3 v CMOS standard cell library for pure logic.’, MDL Products Databook.
2. Srivastava, P., Chung, E. and Ozana, S. (2020), ‘Asynchronous floating-point adders and communication protocols: A survey’, Electronics 9(10), 1687.
3. Oberman, S. F. (1996), Design Issues in High Performance Floating Point Arithmetic Units, Citeseer.
4. SPEC Benchmark Release 2/92 (1992).
5. Synopsys, A. E. D. (2011), ‘Digital standard cell library’, SAED EDK90 CORE Databook.