Author:
Hassan Eman,Tesfai Huruy Tekle,Mohammad Baker,Saleh Hani
Publisher
Springer Nature Switzerland
Reference33 articles.
1. S. Aga, S. Jeloka, A. Subramaniyan, S. Narayanasamy, D. Blaauw, R. Das, Compute caches, in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) (IEEE, Piscataway, 2017), pp. 481–492
2. J. Zhang, Z. Wang, N. Verma, In-memory computation of a machine-learning classifier in a standard 6T SRAM array. IEEE J. Solid-State Circuits 52(4), 915–924 (2017)
3. Z. Lin, Z. Tong, J. Zhang, F. Wang, T. Xu, Y. Zhao, X. Wu, C. Peng, W. Lu, Q. Zhao, et al., A review on sram-based computing in-memory: circuits, functions, and applications. J. Semiconduct. 43(3), 031401 (2022)
4. S. Mittal, G. Verma, B. Kaushik, F. A. Khanday, A survey of SRAM-based in-memory computing techniques and applications. J. Syst. Architect. 119, 102276 (2021)
5. S. Jeloka, N.B. Akesh, D. Sylvester, D. Blaauw, A 28 nm configurable memory (TCAM/BCAM/SRAM) using push-rule 6t bit cell enabling logic-in-memory. IEEE J. Solid-State Circuits 51(4), 1009–1021 (2016)