1. K. Gulati and S. P. Khatri, Hardware acceleration of EDA algorithms. Springer, 2010.
2. E. Schneider, M. A. Kochte, S. Holst, X. Wen, and H.-J. Wunderlich, “GPU-Accelerated Simulation of Small Delay Faults,” IEEE Trans. Comput. Des. Integr. Circuits Syst., vol. 36, no. 5, pp. 829–841, 2017.
3. S. Ercolani, M. Favalli, M. Damiani, P. Olivo, and B. Ricco, “Estimate of signal probability in combinational logic networks,” in [1989] Proceedings of the 1st European Test Conference, 1989, pp. 132–138.
4. M. Zhang and N. R. Shanbhag, “Soft-error-rate-analysis (SERA) methodology,” Comput. Des. Integr. Circuits Syst. IEEE Trans., vol. 25, no. 10, pp. 2140–2155, 2006.
5. R. R. Rao, K. Chopra, D. T. Blaauw, and D. M. Sylvester, “Computing the soft error rate of a combinational logic circuit using parameterized descriptors,” IEEE Trans. Comput. Des. Integr. Circuits Syst., vol. 26, no. 3, pp. 468–479, 2007.