1. Alkabani Y, Koushanfar F (2007) Active hardware metering for intellectual property protection and security. In: USENIX security, pp 291–306
2. Baukus J, Chow L, Cocchi R, PO, Wang B (2012) Building block for a secure CMOS logic cell library. US Patent no. 8111089
3. Baukus J, Chow L, Cocchi R, Wang B (2012) Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing. US Patent no. 20120139582
4. Baukus JP, Chow LW, Cocchi RP, Ouyang P, Wang BJ (2012) Camouflaging a standard cell based integrated circuit. US Patent no 8151235
5. Baumgarten A, Tyagi A, Zambreno J (2010) Preventing IC piracy using reconfigurable logic barriers. IEEE Des Test Comput 27(1):66–75