Publisher
Springer International Publishing
Reference12 articles.
1. Ahmed, A., Park, K., Baeg, S.: Resource-efficient SRAM-based ternary content addressable memory. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(4), 1583–1587 (2017)
2. Garrault, P., Philofsky, B.: HDL coding practices to accelerate design performance. Technical Report. Xilinx Inc. (2006)
3. Irfan, M., Ullah, Z., Cheung, R.C.: D-TCAM: a high-performance distributed ram based TCAM architecture on FPGAs. IEEE Access 7, 96060–96069 (2019)
4. Karam, R., Puri, R., Ghosh, S., Bhunia, S.: Emerging trends in design and applications of memory-based computing and content-addressable memories. Proc. IEEE 103(8), 1311–1330 (2015)
5. Kornijcuk, V., et al.: Reconfigurable spike routing architectures for on-chip local learning in neuromorphic systems. Adv. Mater. Technol. 4(1), 1800345 (2019)