Author:
Darwish Amr Baher,El-Moursy Magdy Ali,Dessouky Mohamed Amin
Publisher
Springer International Publishing
Reference59 articles.
1. Narayanan, V., & Dhanwada, N. (2005). A power estimation methodology for systemC transaction level models. In Proceedings of IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (pp. 142–147).
2. Bona, A., Zaccaria, V., & Zafalon, R. (2004). System level power modeling and simulation of high-end industrial network-on-chip. Ultra low-power electronics and design (pp. 233–254). US: Springer.
3. Brooks, D., Tiwari, V., & Martonosi, M. (2000). Wattch: A framework for architectural-level power analysis and optimizations (Vol. 28.2, pp. 83–94).
4. Qu, G., Kawabe, N., Usami, K., & Potkonjak, M. (2000). Function-level power estimation methodology for microprocessors. In Proceedings of Annual Design Automation Conference (pp. 810–813).
5. Bergamaschi, R. A., & Jiang, Y. W. (2003). State-based power analysis for systems-on-chip. In Proceedings of annual Design Automation Conference (pp. 638–641).