Author:
Bastos Rodrigo Possamai,Torres Frank Sill
Publisher
Springer International Publishing
Reference22 articles.
1. Anghel, L., & Nicolaidis, M. (2000). Cost reduction and evaluation of a temporary faults detecting technique. In Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537) (pp. 591–598).
2. Bowman, K. A., Tschanz, J. W., Kim, N. S., Lee, J. C., Wilkerson, C. B., Lu, S. L. L., et al. (2009). Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance. IEEE Journal of Solid-State Circuits, 44(1), 49–63.
3. Camponogara Viera, R. A., Possamai Bastos, R., Dutertre, J. M., Maurine, P., & Jadue, R. I. (2017). Method for evaluation of transient-fault detection techniques. Microelectronics Reliability, 76–77, 68–74.
4. Cha, H., & Patel, J. H. (1993). A logic-level model for /spl alpha/-particle hits in CMOS circuits. In Proceedings of 1993 IEEE International Conference on Computer Design ICCD’93 ( pp. 538–542).
5. Das, S., Tokunaga, C., Pant, S., Ma, W. H., Kalaiselvan, S., Lai, K., Bull, D. M., & Blaauw, D. T. (2009). RazorII: In situ error detection and correction for PVT and SER tolerance. IEEE Journal of Solid-State Circuits, 44(1), 32–48.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献