Publisher
Springer International Publishing
Reference21 articles.
1. S. Im and K. Banerjee, “Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high-performance ICs,” in Proc. Int. Electron Device Meeting, 2000, pp. 727–730.
2. D. Wolpert and P. Ampadu, “Exploiting programmable temperature compensation devices to manage temperature-induced delay uncertainty,” IEEE Trans. Circuits and Systems I, vol. 59, no. 4, pp. 735–748, Apr. 2012.
3. Integrated Circuits (Microcircuits) Manufacturing, General Specification, Std. MIL-PRF-38535H, U.S. Dept. of Defense, Mar. 2007.
4. T. Ragheb, A. Ricketts, M. Mondal, S. Kirolos, G. M. Links, V. Narayanan, and Y. Massoud, “Design of thermally robust clock trees using dynamically adaptive clock buffers,” IEEE Trans. Circuits and Systems I, vol. 56, no. 2, pp. 374–383, Feb. 2009.
5. T. Sakurai, “Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas,” IEEE Trans. Solid-State Circuits, vol. 25, no. 2, pp. 584–594. Apr. 1990.