1. S. Bhunia, S. Mukhopadhyay, K. Roy, “Process Variations and Process-Tolerant Design,” Proc. of Intl. Conf. on VLSI Design, 2007, pp. 699–704.
2. T. Ragheb, A. Ricketts, M. Mondal, S. Kirolos, G. M. Links, V. Narayanan, and Y. Massoud, “Design of thermally robust clock trees using dynamically adaptive clock buffers,” IEEE Trans. Circuits and Systems I, vol. 56, no. 2, pp. 374–383, Feb. 2009.
3. J.M Rabaey, A.P. Chandrakasan, B. Nikolić, Digital integrated circuits: a design perspective, 2nd edition, Pearson Education, 2003.
4. S. Nassif, K. Bernstein, D.J. Frank, A. Gattiker, W. Haensch, B.L. Ji, E. Nowak, D. Pearson, N.J. Rohrer, “High Performance CMOS Variability in the 65 nm Regime and Beyond,” IBM Journal of Research and Development, Vol. 50, Issue 4/5, pp. 433–449, July 2006.
5. N. Verghese, P. Hurat, “DFM reality in sub-nanometer IC design,” ASP-DAC’07, Jan. 2007, pp. 226–231.