1. M. S. Abadir, J. Ferguson, and T. E. Kirkland. Logic design verification via test generation. IEEE Transactions on CAD, 7(1):138–148, January 1988.
2. D. Brand. The taming of synthesis. In International Workshop on Logic Synthesis, May 1991.
3. D. Brand. Incremental synthesis. In Proceedings of the International Conference on Computer Aided Design, pages 126–129, 1992.
4. D. Brand. Verification of Large Synthesized Designs. In IEEE/ACM International Conference on Computer Aided Design (ICCAD), pages 534–537, Santa Clara, California, November 1993. ACM/IEEE, IEEE Computer Society Press.
5. D. Brand, A. Drumm, S. Kundu, and P. Narain. Incremental synthesis. In Proceedings of the International Conference on Computer Aided Design, pages 14–18, 1994.