Author:
Sahoo S. K.,Gupta Anu,Asati Abhijit R.,Shekhar Chandra
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modelling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference18 articles.
1. Takagi, N., Yasuura, H., & Yajima, S. (1984). A VLSI-Oriented High-Speed Multiplier Using Redundant Binary Adder Tree. IECE Japan, J66.d, 683–690.
2. Takagi, N., Yasura, H., & Yajima, S. (1985). High-speed VLSI multiplication algorithm with a redundant binary addition tree. IEEE Transactions on Computers, C-34(9), 217–220.
3. Ercegovac, M. D., & Lang, T. (1987). On-the-fly conversion of redundant into conventional representations. IEEE Transactions on Computers, C-36(7), 895–897.
4. Rajashekhara, T. N., & Nale, A. S. (1990). Conversion from signed-digit to radix complement representation. International Journal of Electronics, 69(6), 717–721.
5. Yen, S., Laih, C., Chcn, C., & Lee, J. (1992). An efficient redundant-binary number to binary number converter. IEEE Journal of Solid-state Circuits, 27(1), 109–112.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献